NCSA Home
Contact Us | Intranet | Search

NCSA NEWS

News Home
Calendar
Images
Video on Demand
Subscribe to Our Newsletter
Frequently Asked Questions

Register Now for Intel Workshop

released September 09, 2003

NCSA will host a free workshop Sept. 29-Oct. 3 for those concerned with TeraGrid applications, applications support, and application tuning. The workshop will largely be based on Intel compiler and tools offerings. Part of the workshop will be devoted to hands-on work on TeraGrid applications.

Attendees should email John Towns (jtowns@ncsa.uiuc.edu) and Leslie Davison-Pirie (davison@ncsa.uiuc.edu) of their interest, including the following information:

  • First Name
  • Last Name
  • Name as if should appear on badge
  • Institution
  • Street address
  • City
  • State
  • ZIP
  • Phone
  • Fax
  • Email
  • Special needs (include dietary, for example: vegetarian, vegan, no pork, etc.)
  • A brief description of your app(s) along with any appropriate URLs

Attendees also should include answers to the following questions; this questionnaire is designed to help the Intel staff tailor the workshop to participants' needs.

  1. What is the application name(s)?
  2. Representative applications or standard benchmarks that characterize your application(s) performance.
  3. Charaterization of your application(s) (loop intensive, branch intensive, integer, floating point)
  4. Size of your application(s) (ie lines of code)
  5. Number of developers in your teams
  6. Age of your application (how many years of invested development)
  7. Is the application multi-threaded?
  8. If so, what threading mechanisms/models are used?
  9. Supported platforms and Operating Systems (This gives us an understanding of your porting infrastructure; for example, do you define all of your own types and then use casting in headers to implement a specific OS/architecture?)
  10. Do you make architecture modification to your app (via inline asm, rearrange data structures, pragmas, others?)
  11. Familiarity with Itanium architecture
  12. Familiarity with cache hierarchy, SW pipelining, rotating registers, predication
  13. Are there published performance numbers or white papers for your application?
  14. Operating Systems of choice
  15. Build environments used (Visual studio 6/.NET, makefiles, scripts, Python)
  16. Languages used: Fortran (77/90/95 or F66 ;), C or C++, and assembler
  17. Have you ported applications to IPF? If so, size of application? Performance under IPF?
  18. Itanium processors used (list all) (Itanium simulator SDK, Itanium, Itanium 2 [1 Ghz] Itanium 2 [1.5 Ghz])
  19. Familiarity and comfort with Itanium processor assembler (scale of 0-5, zero being none, 3 being ability to read assembler to assess code generation, 5 being willing/able to write assembler routines)
  20. Willingness to let Intel representatives see code, or representative hot spots / functions.
  21. Take a copy in house?
  22. Current analysis tools used (gprof, VTune, timing calls, ar44)
  23. Current compilers used (include version numbers) Are you involved with the current Intel compiler beta program?
  24. Problem reports submitted to premier.intel.com (report numbers, one phrase description and priority to your development)
  25. What are the top 3-5 challenges/issues you have encountered with porting to and using Itanium based systems?
  26. What techniques do you currently use to identify performance issues in your applications' post to Itanium architecture?
  27. For the trainings being discussed what fraction of the students would be considered:
    • Introductory users of the Intel compilers?
    • Reasonably familiar users
    • Advanced users

 

Briefs Archive